On 28.09.2025 14:30 Richard Owlett wrote: > I don't see the data bus width clearly identified. > Are the lines > clflush size : 64 > cache_alignment : 64 > pertinent? lscpu shows that: CPU op-mode(s): 32-bit, 64-bit