Accepted intel-microcode 3.20180312.1~bpo9+1 (amd64 i386 source) into stretch-backports
-----BEGIN PGP SIGNED MESSAGE-----
Hash: SHA512
Format: 1.8
Date: Wed, 14 Mar 2018 23:57:38 -0300
Source: intel-microcode
Binary: intel-microcode
Architecture: amd64 i386 source
Version: 3.20180312.1~bpo9+1
Distribution: stretch-backports
Urgency: critical
Maintainer: Henrique de Moraes Holschuh <hmh@debian.org>
Changed-By: Henrique de Moraes Holschuh <hmh@debian.org>
Closes: 886367 886368 886998
Description:
intel-microcode - Processor microcode firmware for Intel CPUs
Changes:
intel-microcode (3.20180312.1~bpo9+1) stretch-backports; urgency=medium
.
* Rebuild for stretch-backports (no changes)
.
intel-microcode (3.20180312.1) unstable; urgency=medium
.
* New upstream microcode data file 20180312 (closes: #886367)
+ New Microcodes:
sig 0x00050653, pf_mask 0x97, 2018-01-29, rev 0x1000140, size 30720
sig 0x00050665, pf_mask 0x10, 2018-01-22, rev 0xe000009, size 18432
+ Updated Microcodes:
sig 0x000206a7, pf_mask 0x12, 2018-02-07, rev 0x002d, size 12288
sig 0x000206d6, pf_mask 0x6d, 2018-01-30, rev 0x061c, size 18432
sig 0x000206d7, pf_mask 0x6d, 2018-01-26, rev 0x0713, size 19456
sig 0x000306a9, pf_mask 0x12, 2018-02-07, rev 0x001f, size 13312
sig 0x000306c3, pf_mask 0x32, 2018-01-21, rev 0x0024, size 23552
sig 0x000306d4, pf_mask 0xc0, 2018-01-18, rev 0x002a, size 18432
sig 0x000306e4, pf_mask 0xed, 2018-01-25, rev 0x042c, size 15360
sig 0x000306e7, pf_mask 0xed, 2018-02-16, rev 0x0713, size 16384
sig 0x000306f2, pf_mask 0x6f, 2018-01-19, rev 0x003c, size 33792
sig 0x000306f4, pf_mask 0x80, 2018-01-22, rev 0x0011, size 17408
sig 0x00040651, pf_mask 0x72, 2018-01-18, rev 0x0023, size 21504
sig 0x00040661, pf_mask 0x32, 2018-01-21, rev 0x0019, size 25600
sig 0x00040671, pf_mask 0x22, 2018-01-21, rev 0x001d, size 12288
sig 0x000406e3, pf_mask 0xc0, 2017-11-16, rev 0x00c2, size 99328
sig 0x00050654, pf_mask 0xb7, 2018-01-26, rev 0x2000043, size 28672
sig 0x00050662, pf_mask 0x10, 2018-01-22, rev 0x0015, size 31744
sig 0x00050663, pf_mask 0x10, 2018-01-22, rev 0x7000012, size 22528
sig 0x00050664, pf_mask 0x10, 2018-01-22, rev 0xf000011, size 22528
sig 0x000506e3, pf_mask 0x36, 2017-11-16, rev 0x00c2, size 99328
sig 0x000806e9, pf_mask 0xc0, 2018-01-21, rev 0x0084, size 98304
sig 0x000806ea, pf_mask 0xc0, 2018-01-21, rev 0x0084, size 97280
sig 0x000906e9, pf_mask 0x2a, 2018-01-21, rev 0x0084, size 98304
sig 0x000906ea, pf_mask 0x22, 2018-01-21, rev 0x0084, size 96256
sig 0x000906eb, pf_mask 0x02, 2018-01-21, rev 0x0084, size 98304
+ Implements IBRS/IBPB/STIPB support, Spectre-v2 mitigation for:
Sandybridge, Ivy Bridge, Haswell, Broadwell, Skylake, Kaby Lake,
Coffee Lake
+ Missing production updates:
+ Broadwell-E/EX Xeons (sig 0x406f1)
+ Anniedale/Morefield, Apollo Lake, Avoton, Cherry Trail, Braswell,
Gemini Lake, Denverton
* Update past changelog entries with new information:
Intel already had all necessary semanthics in LFENCE, so the
Spectre-related Intel microcode changes did not need to enhance LFENCE.
* debian/control: update Vcs-* fields for the move to salsa.debian.org
.
intel-microcode (3.20180108.1+really20171117.1) unstable; urgency=critical
.
* Revert to release 20171117, as per Intel instructions issued to
the public in 2018-01-22 (closes: #886998)
* This effectively removes IBRS/IBPB/STIPB microcode support for
Spectre variant 2 mitigation.
.
intel-microcode (3.20180108.1) unstable; urgency=high
.
* New upstream microcode data file 20180108 (closes: #886367)
+ Updated Microcodes:
sig 0x000306c3, pf_mask 0x32, 2017-11-20, rev 0x0023, size 23552
sig 0x000306d4, pf_mask 0xc0, 2017-11-17, rev 0x0028, size 18432
sig 0x000306e4, pf_mask 0xed, 2017-12-01, rev 0x042a, size 15360
sig 0x000306f2, pf_mask 0x6f, 2017-11-17, rev 0x003b, size 33792
sig 0x000306f4, pf_mask 0x80, 2017-11-17, rev 0x0010, size 17408
sig 0x00040651, pf_mask 0x72, 2017-11-20, rev 0x0021, size 22528
sig 0x00040661, pf_mask 0x32, 2017-11-20, rev 0x0018, size 25600
sig 0x00040671, pf_mask 0x22, 2017-11-17, rev 0x001b, size 13312
sig 0x000406e3, pf_mask 0xc0, 2017-11-16, rev 0x00c2, size 99328
sig 0x00050654, pf_mask 0xb7, 2017-12-08, rev 0x200003c, size 27648
sig 0x00050662, pf_mask 0x10, 2017-12-16, rev 0x0014, size 31744
sig 0x00050663, pf_mask 0x10, 2017-12-16, rev 0x7000011, size 22528
sig 0x000506e3, pf_mask 0x36, 2017-11-16, rev 0x00c2, size 99328
sig 0x000706a1, pf_mask 0x01, 2017-12-26, rev 0x0022, size 73728
sig 0x000806e9, pf_mask 0xc0, 2018-01-04, rev 0x0080, size 98304
sig 0x000806ea, pf_mask 0xc0, 2018-01-04, rev 0x0080, size 98304
sig 0x000906e9, pf_mask 0x2a, 2018-01-04, rev 0x0080, size 98304
sig 0x000906ea, pf_mask 0x22, 2018-01-04, rev 0x0080, size 97280
sig 0x000906eb, pf_mask 0x02, 2018-01-04, rev 0x0080, size 98304
+ Implements IBRS/IBPB support: mitigation against Spectre (CVE-2017-5715)
+ Very likely fixes several other errata on some of the processors
* supplementary-ucode-CVE-2017-5715.d/: remove.
+ Downgraded microcodes:
sig 0x000406f1, pf_mask 0xef, 2017-03-01, rev 0xb000021, size 26624
sig 0x000506c9, pf_mask 0x03, 2017-03-25, rev 0x002c, size 16384
+ Recall related to bug #886998
* source: remove superseded upstream data file: 20171117
* README.Debian, copyright: update download URLs (closes: #886368)
.
intel-microcode (3.20171215.1) unstable; urgency=high
.
* Add supplementary-ucode-CVE-2017-5715.d/: (closes: #886367)
New upstream microcodes to partially address CVE-2017-5715
+ Updated Microcodes:
sig 0x000306c3, pf_mask 0x32, 2017-11-20, rev 0x0023, size 23552
sig 0x000306d4, pf_mask 0xc0, 2017-11-17, rev 0x0028, size 18432
sig 0x000306f2, pf_mask 0x6f, 2017-11-17, rev 0x003b, size 33792
sig 0x00040651, pf_mask 0x72, 2017-11-20, rev 0x0021, size 22528
sig 0x000406e3, pf_mask 0xc0, 2017-11-16, rev 0x00c2, size 99328
sig 0x000406f1, pf_mask 0xef, 2017-11-18, rev 0xb000025, size 27648
sig 0x00050654, pf_mask 0xb7, 2017-11-21, rev 0x200003a, size 27648
sig 0x000506c9, pf_mask 0x03, 2017-11-22, rev 0x002e, size 16384
sig 0x000806e9, pf_mask 0xc0, 2017-12-03, rev 0x007c, size 98304
sig 0x000906e9, pf_mask 0x2a, 2017-12-03, rev 0x007c, size 98304
* Implements IBRS and IBPB support via new MSR (Spectre variant 2
mitigation, indirect branches). Support is exposed through cpuid(7).EDX.
Checksums-Sha1:
4111ab4f32b0fa6446d8808ae16261eeec140d4e 1813 intel-microcode_3.20180312.1~bpo9+1.dsc
a66e1b023a859401f592b7cebc35ebe0d18e279c 1683984 intel-microcode_3.20180312.1~bpo9+1.tar.xz
b018f4e955d08d6f73d0b634335b19fddbb0d87c 5870 intel-microcode_3.20180312.1~bpo9+1_amd64.buildinfo
0578f730622432387635a4181c551f4d2f230cff 1156460 intel-microcode_3.20180312.1~bpo9+1_amd64.deb
833534235b661772c7ad7d133fffaa41a92c26db 4636 intel-microcode_3.20180312.1~bpo9+1_i386.buildinfo
b073705b80a5def87198f3cf602a696efcd9c61e 1297640 intel-microcode_3.20180312.1~bpo9+1_i386.deb
Checksums-Sha256:
2a6aeaf17528c49189a83e78868317f6a7391c5211060f5d9149b102844cc784 1813 intel-microcode_3.20180312.1~bpo9+1.dsc
3b541212035f66d7010a72df6b13d7c9b525ef7731ef282fff420d2166ac3990 1683984 intel-microcode_3.20180312.1~bpo9+1.tar.xz
555c0be7c5a04fdb303b3c80a4afd534c6303b566cd9a248f786b4f1db7a5733 5870 intel-microcode_3.20180312.1~bpo9+1_amd64.buildinfo
7da60fa41100154ce6a496b68b2fd1f9c9994e179a56c6ff06197558910fc875 1156460 intel-microcode_3.20180312.1~bpo9+1_amd64.deb
19cd345e6ede1aca82f3101b2983f082e7be04927c61deac2b4d3287f90cf853 4636 intel-microcode_3.20180312.1~bpo9+1_i386.buildinfo
8c8d292a511dd7dc7ca459240dbb5087f42f19ef9a4c46dce1e0586747c775c6 1297640 intel-microcode_3.20180312.1~bpo9+1_i386.deb
Files:
280130fe97001548134b701cb749070f 1813 non-free/admin standard intel-microcode_3.20180312.1~bpo9+1.dsc
1ddbc3bb54229d2e1b29f5d9e6060acd 1683984 non-free/admin standard intel-microcode_3.20180312.1~bpo9+1.tar.xz
5aa11df31ca7d5dd865ac05e9067f3bd 5870 non-free/admin standard intel-microcode_3.20180312.1~bpo9+1_amd64.buildinfo
8891af30635d65f7709cf1150016c720 1156460 non-free/admin standard intel-microcode_3.20180312.1~bpo9+1_amd64.deb
40ebc2e655a5afb05c864e81857d0d1a 4636 non-free/admin standard intel-microcode_3.20180312.1~bpo9+1_i386.buildinfo
07a8965ad7376e3480c9c5e37abff7a9 1297640 non-free/admin standard intel-microcode_3.20180312.1~bpo9+1_i386.deb
-----BEGIN PGP SIGNATURE-----
iQIzBAEBCgAdFiEEq7GuO+cOOhDUp+2l/hG/posVjpgFAlqp46EACgkQ/hG/posV
jpg9og/+NeKUi7eO0EUMtEzDBFqpXjT8gR7CQh3FMcf4fhFRUZpRI+UxxPP5G8Lc
lgFagZsSAuhmKUxJYneRGPVGb/fbjuA4S3cSNBBHJmmz0nhf0a3Hd77KKVqr4RFB
5D9/KAZfRAEKw2GNRw1N4NK768Ei+zUG/XkZec7IesYzPg+5TJpkAoE7FsUcsHmC
GIWvG6xISO9MDKl82zci6n31f7lLnUCxpVuqdSdjs/GVya/IYWVrhGQGO3aMZBek
X4xM6ab7fVh8ikOQuI4Fk5YA9fVj1520tJtwkTef1mmWAqhhG8ANiWxnh653rJwK
aQaFQOJsKJzo1PXk9mNJvTbm38QZwr55UcyT1NcuI7mqB5elioTCFEXZEzEePIab
j2DrCJJAhYW9cOFJnCX0J3XaVxeI2Jak82nroVUa3fn2WXMkSW0DZznUE7+2YVyM
eX0Or0RDh4jXfO6VzbLC4EkTxFlXE8tVmpWswsn42M6HGczYmdOxHqlwXmXTvUVL
Bksx/5UciTbqJrJLywumTWNGh0fvGqTwjMNMB1HI2RZyz6VYf5AgykeRjYqqWFDU
/Cjl+5Go513fk08a7iIBnaff3zH7mPu9GZT8+PvtJAj7e78NOFMsLgVWMe9tq/tS
JJEAg9MU3kVeJeluTCIDhhf8hJe+r7HXe6sUQsww8nstRztTZWg=
=Mq8b
-----END PGP SIGNATURE-----
Reply to: