-
a5164829
by Icyllis Milica at 2025-10-08T08:45:21-07:00
Register for Arc3D SPIR-V code generator (#548)
-
9268f305
by gnl21 at 2025-10-09T21:46:27-04:00
Headers update for SPV_KHR_fma (#549)
-
6bb105b6
by Jeff Bolz at 2025-10-24T13:10:42-04:00
Add SPV_EXT_shader_64bit_indexing (#552)
-
458f2821
by Ben Ashbaugh at 2025-10-29T08:36:46-07:00
rename Intel FPGA extensions to Altera (#551)
* add aliases for SPV_ALTERA_arbitrary_precision_integers
* add aliases for SPV_INTEL_arbitrary_precision_floating_point
* add aliases for SPV_INTEL_arbitrary_precision_fixed_point
* add aliases for SPV_INTEL_blocking_pipes
* add aliases for SPV_INTEL_fpga_argument_interfaces
* add aliases for SPV_INTEL_fpga_buffer_location
* add aliases for SPV_INTEL_fpga_cluster_attributes
* add aliases for SPV_INTEL_fpga_dsp_control
* add aliases for SPV_INTEL_fpga_invocation_pipelining_attributes
* add aliases for SPV_INTEL_fpga_latency_control
* add aliases for SPV_INTEL_fpga_loop_controls
* add aliases for SPV_INTEL_fpga_memory_accesses
* add aliases for SPV_INTEL_fpga_memory_attributes
* add aliases for SPV_INTEL_fpga_reg
* add aliases for SPV_INTEL_global_variable_fpga_decorations
* add aliases for SPV_INTEL_io_pipes
* add aliases for SPV_INTEL_loop_fuse
* add aliases for SPV_INTEL_runtime_aligned
* add aliases for SPV_INTEL_task_sequence
* add aliases for SPV_INTEL_usm_storage_classes
* minor formatting fix
* move more instructions to the excluded class
* fix one missed capability renaming
* exclude the task sequence type also
-
f2e4bd21
by Marijn Suijten at 2025-10-29T08:38:10-07:00
Use regular integers when the enumerant value is not hexadecimal (#550)
-
0ff65315
by Kévin Petit at 2025-11-05T08:36:29-08:00
Update TOSA patch version in TOSA.001000.1 instruction set (#553)
Change-Id: I11147ca086d52694b117f59a9788ca729067dbcb
Signed-off-by: Kevin Petit <kevin.petit@arm.com>
-
a582b762
by alelenv at 2025-11-12T08:43:18-08:00
Add headers for SPV_EXT_shader_invocation_reorder. (#554)
* Add headers for SPV_EXT_shader_invocation_reorder.
* Address review feedback for inconsistencies wrt spec.
-
b824a462
by Kévin Petit at 2025-11-12T08:46:56-08:00
Add missing capability requirements for SPV_ARM_cooperative_matrix_layouts (#555)
Change-Id: Ic6ffc261c89a2833998ae7f2bf71d0ac092b675a