[Date Prev][Date Next] [Thread Prev][Thread Next] [Date Index] [Thread Index]

Re: ECC RAM failure data - jre



On Thu, 26 Feb 2009, owens@netptc.net wrote:
> Most of the errors ECC is designed to correct are single bit errors
> that, upon refresh, are no longer there ("soft" errors).  The usual

Nowadays, server memory does a LOT better than single-bit error correction.

As an example, see this:
http://www.intel.com/Assets/PDF/appnote/292274.pdf

-- 
  "One disk to rule them all, One disk to find them. One disk to bring
  them all and in the darkness grind them. In the Land of Redmond
  where the shadows lie." -- The Silicon Valley Tarot
  Henrique Holschuh


Reply to: