instruction cache throttling

[Joerg Sommer <joerg@alea.gnuu.de>]

Hi,

inspired by John Steele (<87k6nrlw6n.fsf@toojays.net>,
<news:3N2N5-6u3-23@gated-at.bofh.it>) I searched a little bit with google
and found that the instruction cache throttling register is named in the
Kernel source (include/asm-ppc/reg.h). A todo note is made in
arch/ppc/kernel/temp.c.

I here next semester a lecture about kernel hacking. My idea is to
implements the instruction cache throttling register in this lecture. Are
there any plans to do this? Should there be a new node in
/sys/devices/system/cpu/cpu?/ to control the contents of the register? Is
there any similar at any other platform?

Jörg.

-- 
"Eine Mutter braucht zwanzig Jahre, um aus ihrem Jungen einen Mann zu
machen, und eine andere Frau braucht zwanzig Minuten, um aus ihm einen
Narren zu machen. "
(Robert Lee Frost)