[Date Prev][Date Next] [Thread Prev][Thread Next] [Date Index] [Thread Index]

Re: No cache control on ppc??



On Sat, 2002-01-12 at 20:27, Benjamin Herrenschmidt wrote:

> You may improve performances using DMA to blit the YUV frames from memory
> to the video cards. Michel Danzer wrote some code to enable that feature
> along with DRI on r128s (including the Rage M3 of your iBook). I don't
> know the exact state of this, especially I can't tell if he already
> improved it to send all buffers using a single kernel call, but even
> his first implementation should help.

I'm not even sure it would help much, and it would increase the latency
of the transfer. I guess someone will have to try it and do thorough
measurements. :)


-- 
Earthling Michel Dänzer (MrCooper)/ Debian GNU/Linux (powerpc) developer
XFree86 and DRI project member   /  CS student, Free Software enthusiast



Reply to: