[Date Prev][Date Next] [Thread Prev][Thread Next] [Date Index] [Thread Index]

Accepted intel-microcode 3.20250512.1~deb11u1 (source) into oldstable-security



-----BEGIN PGP SIGNED MESSAGE-----
Hash: SHA512

Format: 1.8
Date: Sun, 18 May 2025 18:19:25 +0200
Source: intel-microcode
Architecture: source
Version: 3.20250512.1~deb11u1
Distribution: bullseye-security
Urgency: high
Maintainer: Henrique de Moraes Holschuh <hmh@debian.org>
Changed-By: Tobias Frost <tobi@debian.org>
Closes: 1105172
Changes:
 intel-microcode (3.20250512.1~deb11u1) bullseye-security; urgency=high
 .
   * Non-maintainer upload by the LTS Security Team.
   * Backport for bullseye.
 .
 intel-microcode (3.20250512.1) unstable; urgency=high
 .
   * New upstream microcode datafile 20250512 (closes: #1105172)
     - Mitigations for INTEL-SA-01153 (ITS: Indirect Target Selection):
       CVE-2024-28956: Processor may incompletely mitigate Branch Target
       Injection due to indirect branch predictions that are not fully
       constrained by eIBRS nor by the IBPB barrier.  Part of the "Training
       Solo" set of vulnerabilities.
     - Mitigations for INTEL-SA-01244:
       CVE-2025-20103: Insufficient resource pool in the core management
       mechanism for some Intel Processors may allow an authenticated user
       to potentially enable denial of service via local access.
       CVE-2025-20054: Uncaught exception in the core management mechanism
       for some Intel Processors may allow an authenticated user to
       potentially enable denial of service via local access.
     - Mitigations for INTEL-SA-01247:
       CVE-2024-43420, CVE-2025-20623: Exposure of sensitive information
       caused by shared microarchitectural predictor state that influences
       transient execution for some Intel Atom and some Intel Core
       processors (10th Generation) may allow an authenticated user to
       potentially enable information disclosure via local access.
       CVE-2024-45332 (Branch Privilege Injection): Exposure of sensitive
       information caused by shared microarchitectural predictor state that
       influences transient execution in the indirect branch predictors for
       some Intel Processors may allow an authenticated user to potentially
       enable information disclosure via local access.
     - Mitigations for INTEL-SA-01322:
       CVE-2025-24495 (Training Solo): Incorrect initialization of resource
       in the branch prediction unit for some Intel Core Ultra Processors
       may allow an authenticated user to potentially enable information
       disclosure via local access (IBPB bypass)
       CVE-2025-20012 (Training Solo): Incorrect behavior order for some
       Intel Core Ultra Processors may allow an unauthenticated user to
       potentially enable information disclosure via physical access.
     - Improved fix for the Vmin Shift Instability for the Intel Core 13th
       and 14th gen processors under low-activity scenarios (sig 0xb0671).
       This microcode update is supposed to be delivered as a system
       firmware update, but according to Intel it should be effective when
       loaded by the operating system if the system firmware has revision
       0x12e.
     - Fixes for unspecified functional issues on several processor models
   * New microcodes or new extended signatures:
     sig 0x000a06d1, pf_mask 0x95, 2025-02-07, rev 0x10003a2, size 1664000
     sig 0x000a06d1, pf_mask 0x20, 2025-02-07, rev 0xa0000d1, size 1635328
     sig 0x000b0650, pf_mask 0x80, 2025-03-18, rev 0x000a, size 136192
     sig 0x000b06d1, pf_mask 0x80, 2025-03-18, rev 0x011f, size 79872
     sig 0x000c0662, pf_mask 0x82, 2025-03-20, rev 0x0118, size 90112
     sig 0x000c06a2, pf_mask 0x82, 2025-03-20, rev 0x0118
     sig 0x000c0652, pf_mask 0x82, 2025-03-20, rev 0x0118
     sig 0x000c0664, pf_mask 0x82, 2025-03-20, rev 0x0118
   * Updated microcodes:
     sig 0x00050657, pf_mask 0xbf, 2024-12-12, rev 0x5003901, size 39936
     sig 0x0005065b, pf_mask 0xbf, 2024-12-12, rev 0x7002b01, size 30720
     sig 0x000606a6, pf_mask 0x87, 2025-01-07, rev 0xd000404, size 309248
     sig 0x000606c1, pf_mask 0x10, 2025-01-07, rev 0x10002d0, size 300032
     sig 0x000706a8, pf_mask 0x01, 2024-12-05, rev 0x0026, size 76800
     sig 0x000706e5, pf_mask 0x80, 2025-01-07, rev 0x00ca, size 115712
     sig 0x000806c1, pf_mask 0x80, 2024-12-01, rev 0x00bc, size 112640
     sig 0x000806c2, pf_mask 0xc2, 2024-12-01, rev 0x003c, size 99328
     sig 0x000806d1, pf_mask 0xc2, 2024-12-11, rev 0x0056, size 105472
     sig 0x000806ec, pf_mask 0x94, 2024-11-17, rev 0x0100, size 106496
     sig 0x000806f8, pf_mask 0x87, 2025-01-28, rev 0x2b000639, size 591872
     sig 0x000806f7, pf_mask 0x87, 2025-01-28, rev 0x2b000639
     sig 0x000806f6, pf_mask 0x87, 2025-01-28, rev 0x2b000639
     sig 0x000806f5, pf_mask 0x87, 2025-01-28, rev 0x2b000639
     sig 0x000806f4, pf_mask 0x87, 2025-01-28, rev 0x2b000639
     sig 0x000806f8, pf_mask 0x10, 2025-01-28, rev 0x2c0003f7, size 624640
     sig 0x000806f6, pf_mask 0x10, 2025-01-28, rev 0x2c0003f7
     sig 0x000806f5, pf_mask 0x10, 2025-01-28, rev 0x2c0003f7
     sig 0x000806f4, pf_mask 0x10, 2025-01-28, rev 0x2c0003f7
     sig 0x00090672, pf_mask 0x07, 2024-12-12, rev 0x003a, size 226304
     sig 0x00090675, pf_mask 0x07, 2024-12-12, rev 0x003a
     sig 0x000b06f2, pf_mask 0x07, 2024-12-12, rev 0x003a
     sig 0x000b06f5, pf_mask 0x07, 2024-12-12, rev 0x003a
     sig 0x000b06f6, pf_mask 0x07, 2024-12-12, rev 0x003a
     sig 0x000b06f7, pf_mask 0x07, 2024-12-12, rev 0x003a
     sig 0x000906a3, pf_mask 0x80, 2024-12-12, rev 0x0437, size 224256
     sig 0x000906a4, pf_mask 0x80, 2024-12-12, rev 0x0437
     sig 0x000906a4, pf_mask 0x40, 2024-12-06, rev 0x000a, size 119808
     sig 0x000906ed, pf_mask 0x22, 2024-11-14, rev 0x0104, size 106496
     sig 0x000a0652, pf_mask 0x20, 2024-11-14, rev 0x0100, size 97280
     sig 0x000a0653, pf_mask 0x22, 2024-11-14, rev 0x0100, size 98304
     sig 0x000a0655, pf_mask 0x22, 2024-11-14, rev 0x0100, size 97280
     sig 0x000a0660, pf_mask 0x80, 2024-11-14, rev 0x0102, size 98304
     sig 0x000a0661, pf_mask 0x80, 2024-11-14, rev 0x0100, size 97280
     sig 0x000a0671, pf_mask 0x02, 2024-12-01, rev 0x0064, size 108544
     sig 0x000a06a4, pf_mask 0xe6, 2025-02-13, rev 0x0024, size 140288
     sig 0x000a06f3, pf_mask 0x01, 2025-02-10, rev 0x3000341, size 1542144
     sig 0x000b0671, pf_mask 0x32, 2025-03-17, rev 0x012f, size 219136
     sig 0x000b0674, pf_mask 0x32, 2025-03-17, rev 0x012f
     sig 0x000b06a2, pf_mask 0xe0, 2025-01-15, rev 0x4128, size 224256
     sig 0x000b06a3, pf_mask 0xe0, 2025-01-15, rev 0x4128
     sig 0x000b06a8, pf_mask 0xe0, 2025-01-15, rev 0x4128
     sig 0x000b06e0, pf_mask 0x19, 2024-12-06, rev 0x001d, size 139264
     sig 0x000c06f2, pf_mask 0x87, 2025-03-14, rev 0x210002a9, size 563200
     sig 0x000c06f1, pf_mask 0x87, 2025-03-14, rev 0x210002a9
   * Removed microcodes (ES/QS steppings):
     sig 0x00050656, pf_mask 0xbf, 2023-07-28, rev 0x4003605, size 38912
     sig 0x000c06f1, pf_mask 0x87, 2025-03-14, rev 0x210002a9 [EXCLUDED]
   * Makefile: exclude QS/ES steppings 0x50656, 0xc06f1.
   * Makefile: add targets to create split F-M-S /lib/firmware dir
   * debian/rules: use new intel-ucode-{fw,fw64} Makefile targets
     Removes from the binary package the F-M-S files for extended signatures
     that were excluded by IUC_EXCLUDE.
   * source: update symlinks to reflect id of the latest release, 20250512
 .
 intel-microcode (3.20250211.1~deb11u1) bullseye-security; urgency=high
 .
   * Non-maintainer upload by the LTS Security Team.
   * Rebuild for bullseye.
Checksums-Sha1:
 7be2515043ee9a365b5b75a73f2cc5adf6c583a4 1824 intel-microcode_3.20250512.1~deb11u1.dsc
 165a7991c57fa2538a2aac60316abb5f46ee34ea 11590156 intel-microcode_3.20250512.1~deb11u1.tar.xz
 84b4a96b0030fc070995d127598cb49a6030fbe2 6157 intel-microcode_3.20250512.1~deb11u1_amd64.buildinfo
Checksums-Sha256:
 a46ec9a66d7753057bd63411070c6750dbda8d363252b349fd0bb8bedde65fd7 1824 intel-microcode_3.20250512.1~deb11u1.dsc
 c01202763710e3b5b3ee1abda20a63d2c06a11251fee528570d55a11f1a6ba05 11590156 intel-microcode_3.20250512.1~deb11u1.tar.xz
 f01069734330f20974b8359ec053087eba6f623cd7e0bb9cdf6b124ba7dfcda6 6157 intel-microcode_3.20250512.1~deb11u1_amd64.buildinfo
Files:
 6550f596ebbe904ed2338ede2d32c130 1824 non-free/admin standard intel-microcode_3.20250512.1~deb11u1.dsc
 524839b968330c0764ca690d31d2fd50 11590156 non-free/admin standard intel-microcode_3.20250512.1~deb11u1.tar.xz
 2d523995008ae2db50ff1d8d42e1e62f 6157 non-free/admin standard intel-microcode_3.20250512.1~deb11u1_amd64.buildinfo

-----BEGIN PGP SIGNATURE-----

iQIzBAEBCgAdFiEE/d0M/zhkJ3YwohhskWT6HRe9XTYFAmgqCuQACgkQkWT6HRe9
XTacqw//dbgwXjREQcCaGcpXJSzdoW+FtLm3wEiR1183Zl3QcwD+Mb4mYgZuv1GB
tTloJ3ez6uLJj7FPLRQQW0abkkojFYgdw+AIzW8ois2e1558CTWJpT3Ha5gnT4Qg
AUptvMXs1qEKOlHt7RSgexUqkXtLyo8SpiyQHJRgWvou3oCH8wTr+PldREnrSYoQ
XpIEb38CjwV0bQw86IQ3aoFYebl4We5sC4sfmcLqcW41oOTFPL2qcdQ0pGrFrzyg
ZLIeHEKp9FagcFoXyyiBBeHK5/Nke4Q8MDMUuKDr91ayHJO2iwD1VOxsYXhbWmsP
BbGNDr22F2wGtYza7ZMWBQdAAum5cFXGirlaEPDIV5ss+zuz0W8MOnbxpX1MiEMQ
zUYKQF2rPPSmwhGawHNpSTO5OmhcMpS/ybWorTMjUA3ZouAn9gqaVbsWEVw5vMN4
vu2/q+IsuW+rqm1gWzSaXMeitKNkciG/NWD2sBhVq0teUa1ihImXAHOznKM+kXX2
xZwHs1t1eUuHOWaodpkmV+/hniGTaKaj6tex/N+0xRr1G0I7qiyEw5TOTO6FPVJC
0/Am2fWkM6RoWD+8mgEkBL1kCTwlW0oEG0EWKLzy7UhEQZZheS/GzWRk6ZwDivfo
MpGHKl/Ko/YRJKzMRsvB09gI3wk4qYveU+ztldQPWKg0ndquTGg=
=eWfR
-----END PGP SIGNATURE-----

Attachment: pgpYg4ll27Gdp.pgp
Description: PGP signature


Reply to: