[Date Prev][Date Next] [Thread Prev][Thread Next] [Date Index] [Thread Index]

Re: [DRAFT] resolving DFSG violations

On Mon, Oct 27, 2008 at 11:26, Lennart Sorensen
<lsorense@csclub.uwaterloo.ca> wrote:

> I would expect anything on opencores.org to be perfectly readable VHDL

Hardly perfectly readable - I put up code there too :)

> code, which is the prefered format for manipulating it.  So what was
> your point again?  Besides FPGA's can work with eeproms, so no binary
> blob has to be distributed with the OS to work with the device.

Which is often not the case on cheap devices (often usb) because of
cost, space, power, etc for another chip.

Reply to: