Accepted intel-microcode 3.20180425.1~deb8u1 (amd64 i386 source) into oldstable-proposed-updates->oldstable-new, oldstable-proposed-updates
-----BEGIN PGP SIGNED MESSAGE-----
Hash: SHA512
Format: 1.8
Date: Fri, 18 May 2018 09:38:22 -0300
Source: intel-microcode
Binary: intel-microcode
Architecture: amd64 i386 source
Version: 3.20180425.1~deb8u1
Distribution: jessie
Urgency: critical
Maintainer: Henrique de Moraes Holschuh <hmh@debian.org>
Changed-By: Henrique de Moraes Holschuh <hmh@debian.org>
Closes: 886367 886368 886998 895878 897443
Description:
intel-microcode - Processor microcode firmware for Intel CPUs
Changes:
intel-microcode (3.20180425.1~deb8u1) jessie; urgency=medium
.
* Upload to Debian jessie (no changes)
* RELEASE MANAGER INFORMATION: This update deploys the microcode side fix
for CVE-2017-5715 (Spectre v2). On the more recent processors, it also
fixes other unspecified errata. This microcode update pack has been
extensively tested in Debian unstable, testing, strech-backports and
jessie-backports. It has been extensively deployed by other distributions
to their stable branches without causing any issues, with one notable
exception (a distro-specific kernel bug, already fixed by that distro).
.
intel-microcode (3.20180425.1) unstable; urgency=medium
.
* New upstream microcode data file 20180425 (closes: #897443, #895878)
+ Updated Microcodes:
sig 0x000406f1, pf_mask 0xef, 2018-03-21, rev 0xb00002c, size 27648
sig 0x000706a1, pf_mask 0x01, 2017-12-26, rev 0x0022, size 73728
+ Implements IBRS/IBPB/STIPB support, Spectre-v2 mitigation
+ Note that sig 0x000604f1 has been blacklisted from late-loading
since Debian release 3.20171117.1.
* source: remove undesired list files from microcode directories
* source: switch to microcode-<id>.d/ since Intel dropped .dat
support.
.
intel-microcode (3.20180312.1) unstable; urgency=medium
.
* New upstream microcode data file 20180312 (closes: #886367)
+ New Microcodes:
sig 0x00050653, pf_mask 0x97, 2018-01-29, rev 0x1000140, size 30720
sig 0x00050665, pf_mask 0x10, 2018-01-22, rev 0xe000009, size 18432
+ Updated Microcodes:
sig 0x000206a7, pf_mask 0x12, 2018-02-07, rev 0x002d, size 12288
sig 0x000206d6, pf_mask 0x6d, 2018-01-30, rev 0x061c, size 18432
sig 0x000206d7, pf_mask 0x6d, 2018-01-26, rev 0x0713, size 19456
sig 0x000306a9, pf_mask 0x12, 2018-02-07, rev 0x001f, size 13312
sig 0x000306c3, pf_mask 0x32, 2018-01-21, rev 0x0024, size 23552
sig 0x000306d4, pf_mask 0xc0, 2018-01-18, rev 0x002a, size 18432
sig 0x000306e4, pf_mask 0xed, 2018-01-25, rev 0x042c, size 15360
sig 0x000306e7, pf_mask 0xed, 2018-02-16, rev 0x0713, size 16384
sig 0x000306f2, pf_mask 0x6f, 2018-01-19, rev 0x003c, size 33792
sig 0x000306f4, pf_mask 0x80, 2018-01-22, rev 0x0011, size 17408
sig 0x00040651, pf_mask 0x72, 2018-01-18, rev 0x0023, size 21504
sig 0x00040661, pf_mask 0x32, 2018-01-21, rev 0x0019, size 25600
sig 0x00040671, pf_mask 0x22, 2018-01-21, rev 0x001d, size 12288
sig 0x000406e3, pf_mask 0xc0, 2017-11-16, rev 0x00c2, size 99328
sig 0x00050654, pf_mask 0xb7, 2018-01-26, rev 0x2000043, size 28672
sig 0x00050662, pf_mask 0x10, 2018-01-22, rev 0x0015, size 31744
sig 0x00050663, pf_mask 0x10, 2018-01-22, rev 0x7000012, size 22528
sig 0x00050664, pf_mask 0x10, 2018-01-22, rev 0xf000011, size 22528
sig 0x000506e3, pf_mask 0x36, 2017-11-16, rev 0x00c2, size 99328
sig 0x000806e9, pf_mask 0xc0, 2018-01-21, rev 0x0084, size 98304
sig 0x000806ea, pf_mask 0xc0, 2018-01-21, rev 0x0084, size 97280
sig 0x000906e9, pf_mask 0x2a, 2018-01-21, rev 0x0084, size 98304
sig 0x000906ea, pf_mask 0x22, 2018-01-21, rev 0x0084, size 96256
sig 0x000906eb, pf_mask 0x02, 2018-01-21, rev 0x0084, size 98304
+ Implements IBRS/IBPB/STIPB support, Spectre-v2 mitigation for:
Sandybridge, Ivy Bridge, Haswell, Broadwell, Skylake, Kaby Lake,
Coffee Lake
+ Missing production updates:
+ Broadwell-E/EX Xeons (sig 0x406f1)
+ Anniedale/Morefield, Apollo Lake, Avoton, Cherry Trail, Braswell,
Gemini Lake, Denverton
* Update past changelog entries with new information:
Intel already had all necessary semanthics in LFENCE, so the
Spectre-related Intel microcode changes did not need to enhance LFENCE.
* debian/control: update Vcs-* fields for the move to salsa.debian.org
.
intel-microcode (3.20180108.1+really20171117.1) unstable; urgency=critical
.
* Revert to release 20171117, as per Intel instructions issued to
the public in 2018-01-22 (closes: #886998)
* This effectively removes IBRS/IBPB/STIPB microcode support for
Spectre variant 2 mitigation.
.
intel-microcode (3.20180108.1) unstable; urgency=high
.
* New upstream microcode data file 20180108 (closes: #886367)
+ Updated Microcodes:
sig 0x000306c3, pf_mask 0x32, 2017-11-20, rev 0x0023, size 23552
sig 0x000306d4, pf_mask 0xc0, 2017-11-17, rev 0x0028, size 18432
sig 0x000306e4, pf_mask 0xed, 2017-12-01, rev 0x042a, size 15360
sig 0x000306f2, pf_mask 0x6f, 2017-11-17, rev 0x003b, size 33792
sig 0x000306f4, pf_mask 0x80, 2017-11-17, rev 0x0010, size 17408
sig 0x00040651, pf_mask 0x72, 2017-11-20, rev 0x0021, size 22528
sig 0x00040661, pf_mask 0x32, 2017-11-20, rev 0x0018, size 25600
sig 0x00040671, pf_mask 0x22, 2017-11-17, rev 0x001b, size 13312
sig 0x000406e3, pf_mask 0xc0, 2017-11-16, rev 0x00c2, size 99328
sig 0x00050654, pf_mask 0xb7, 2017-12-08, rev 0x200003c, size 27648
sig 0x00050662, pf_mask 0x10, 2017-12-16, rev 0x0014, size 31744
sig 0x00050663, pf_mask 0x10, 2017-12-16, rev 0x7000011, size 22528
sig 0x000506e3, pf_mask 0x36, 2017-11-16, rev 0x00c2, size 99328
sig 0x000706a1, pf_mask 0x01, 2017-12-26, rev 0x0022, size 73728
sig 0x000806e9, pf_mask 0xc0, 2018-01-04, rev 0x0080, size 98304
sig 0x000806ea, pf_mask 0xc0, 2018-01-04, rev 0x0080, size 98304
sig 0x000906e9, pf_mask 0x2a, 2018-01-04, rev 0x0080, size 98304
sig 0x000906ea, pf_mask 0x22, 2018-01-04, rev 0x0080, size 97280
sig 0x000906eb, pf_mask 0x02, 2018-01-04, rev 0x0080, size 98304
+ Implements IBRS/IBPB support: mitigation against Spectre (CVE-2017-5715)
+ Very likely fixes several other errata on some of the processors
* supplementary-ucode-CVE-2017-5715.d/: remove.
+ Downgraded microcodes:
sig 0x000406f1, pf_mask 0xef, 2017-03-01, rev 0xb000021, size 26624
sig 0x000506c9, pf_mask 0x03, 2017-03-25, rev 0x002c, size 16384
+ Recall related to bug #886998
* source: remove superseded upstream data file: 20171117
* README.Debian, copyright: update download URLs (closes: #886368)
.
intel-microcode (3.20171215.1) unstable; urgency=high
.
* Add supplementary-ucode-CVE-2017-5715.d/: (closes: #886367)
New upstream microcodes to partially address CVE-2017-5715
+ Updated Microcodes:
sig 0x000306c3, pf_mask 0x32, 2017-11-20, rev 0x0023, size 23552
sig 0x000306d4, pf_mask 0xc0, 2017-11-17, rev 0x0028, size 18432
sig 0x000306f2, pf_mask 0x6f, 2017-11-17, rev 0x003b, size 33792
sig 0x00040651, pf_mask 0x72, 2017-11-20, rev 0x0021, size 22528
sig 0x000406e3, pf_mask 0xc0, 2017-11-16, rev 0x00c2, size 99328
sig 0x000406f1, pf_mask 0xef, 2017-11-18, rev 0xb000025, size 27648
sig 0x00050654, pf_mask 0xb7, 2017-11-21, rev 0x200003a, size 27648
sig 0x000506c9, pf_mask 0x03, 2017-11-22, rev 0x002e, size 16384
sig 0x000806e9, pf_mask 0xc0, 2017-12-03, rev 0x007c, size 98304
sig 0x000906e9, pf_mask 0x2a, 2017-12-03, rev 0x007c, size 98304
* Implements IBRS and IBPB support via new MSR (Spectre variant 2
mitigation, indirect branches). Support is exposed through cpuid(7).EDX.
.
intel-microcode (3.20171117.1) unstable; urgency=medium
.
* New upstream microcode data file 20171117
+ New Microcodes:
sig 0x000506c9, pf_mask 0x03, 2017-03-25, rev 0x002c, size 16384
sig 0x000706a1, pf_mask 0x01, 2017-10-31, rev 0x001e, size 72704
sig 0x000906ea, pf_mask 0x22, 2017-08-23, rev 0x0070, size 95232
sig 0x000906eb, pf_mask 0x02, 2017-09-20, rev 0x0072, size 97280
+ Updated Microcodes:
sig 0x00050654, pf_mask 0xb7, 2017-10-17, rev 0x2000035, size 26624
sig 0x000806ea, pf_mask 0xc0, 2017-08-03, rev 0x0070, size 96256
* source: remove superseded upstream data file: 20170707.
* source: remove unneeded intel-ucode/ directory for 20171117.
* debian/control: bump standards version to 4.1.1 (no changes)
* Makefile: rename microcode-extras.pbin to microcode-includes.pbin.
* README.source: fix IUC_EXCLUDE example and minor issues.
* Makefile, README.souce: support loading ucode from directories.
* debian/rules: switch to dh mode (debhelper v9)
* ucode-blacklist: blacklist sig 0x406f1 (Skylake-X H0) from late
loading.
Checksums-Sha1:
aa999206fec6ea479b57614b025b3ca36eea5a65 1813 intel-microcode_3.20180425.1~deb8u1.dsc
d05360e6b8062b595282e3b54fa0288b5fc5b64d 1829664 intel-microcode_3.20180425.1~deb8u1.tar.xz
ca3d83aa88faddd36d43251c960d9eca7566ad0d 5946 intel-microcode_3.20180425.1~deb8u1_amd64.buildinfo
fdd085ce7b5bfde04fc3a967c87d41b65872bdca 1159270 intel-microcode_3.20180425.1~deb8u1_amd64.deb
1e8eb356b61f36e2ac77a2319221b822d2aa63ab 4712 intel-microcode_3.20180425.1~deb8u1_i386.buildinfo
1e4b20b0627622f557707cc8e16983fc310f5a6a 1301154 intel-microcode_3.20180425.1~deb8u1_i386.deb
Checksums-Sha256:
e4e4a34afd61dcb3c82a89b9ad0a20041d46cd7eedea1d515eaaafd4b0078c44 1813 intel-microcode_3.20180425.1~deb8u1.dsc
db054d90378ef965669ad483cf9924c9297ce440ef09a14aaec1151d223aae7e 1829664 intel-microcode_3.20180425.1~deb8u1.tar.xz
7d08e5e942a57b7696a6e48a2098ab0ed7d40d8ab9830dcba760b65a61fc3372 5946 intel-microcode_3.20180425.1~deb8u1_amd64.buildinfo
239627725c88a877ed3753ec1d1a73d55759b084c65cfb22e0d55fe8df019062 1159270 intel-microcode_3.20180425.1~deb8u1_amd64.deb
dd326c0b1f3090895807b71cc2dc982c2f87edb8fbc7d55ff4904ac2ce9a325b 4712 intel-microcode_3.20180425.1~deb8u1_i386.buildinfo
91c3965dc3fd188c21c6fecbb11a877365bf7d0ca388dbe9f7e53c036b636c47 1301154 intel-microcode_3.20180425.1~deb8u1_i386.deb
Files:
69f1fc9061b623b409df933a1b179c27 1813 non-free/admin standard intel-microcode_3.20180425.1~deb8u1.dsc
1e971e688656ac81ac2396a8789cec83 1829664 non-free/admin standard intel-microcode_3.20180425.1~deb8u1.tar.xz
39d148eedd91d934a9f4f9ea41e54e94 5946 non-free/admin standard intel-microcode_3.20180425.1~deb8u1_amd64.buildinfo
6a89a458bb0d10042a12bb1fe6d324f3 1159270 non-free/admin standard intel-microcode_3.20180425.1~deb8u1_amd64.deb
5654b1de8967825893399e0adb195e14 4712 non-free/admin standard intel-microcode_3.20180425.1~deb8u1_i386.buildinfo
f8d6a43fcc8344ecd79fd057cd8f10bc 1301154 non-free/admin standard intel-microcode_3.20180425.1~deb8u1_i386.deb
-----BEGIN PGP SIGNATURE-----
iQIzBAEBCgAdFiEEMr8sdJFqJgkTTH+qsZwaZk2P+bEFAlr+0fQACgkQsZwaZk2P
+bEWzBAAnaz41z3sEt1rE9nxXT1eOebkD5gRKkf0jXSJtYdMglKKeAjhaq1aeGWB
Y4Cek/POn72ZLbjmG709HinPUzhLlM3ZeDi/txAbZrsBEzZraAH2R5o9yAPJZ2Fc
3aE/ioN1+H4M+CZhT/vbD40ybpxYmgCNRePej4RCwh94SyooDwdId0A2No8yjN+4
2nGMLBNnwpFADiKVQfxa8tmscK5y6lwoU8yQCVrbrJIz1ru9eE9JKVoHTisuAYsU
0fTG07t4Fsttp6cQOQYsIdknuqFsOcWEA1z1sJ3Z0b5Ec0PtcqD0a8KrhzDFjAqf
HvVObor9xXTUx9fxV/KPucPLxFUWBdz8foivzzpuL3tfGgrhwabeOr6AWqiNlYYc
sLETxXS8d0ktTARWMcdHRZMiyZzl8ZXH7+tiouo6wHt/ldlpJuMZn8/PPGkRRNMC
f93d4uQdGG+oADE+d1SftMNLitJLjJ9Rt+DrPSIii53mF2vTXvgu2vE0fkszzNYc
T/mdHIbNi9jngmP6g6noOY4jaOki3dBakhAc4wn3te4VKBLrh3N12fK8GBGt7eaP
lNAnQkcimwF2Fob3dU8N1KoaxjX7gaKzlRe17puikJWKQ4fAPwmZGYyjc91p0b9M
ODPGTl3J7Ejbnqc+346cHrQ4JAE+UnbiO/CYwvKDoWPReFrE5Y8=
=lRTC
-----END PGP SIGNATURE-----
Reply to: