Accepted intel-microcode 3.20151106.1~deb8u1 (amd64 i386 source) into proposed-updates->stable-new, proposed-updates
-----BEGIN PGP SIGNED MESSAGE-----
Hash: SHA512
Format: 1.8
Date: Mon, 28 Dec 2015 15:57:14 -0200
Source: intel-microcode
Binary: intel-microcode
Architecture: amd64 i386 source
Version: 3.20151106.1~deb8u1
Distribution: stable
Urgency: medium
Maintainer: Henrique de Moraes Holschuh <hmh@debian.org>
Changed-By: Henrique de Moraes Holschuh <hmh@debian.org>
Closes: 777356
Description:
intel-microcode - Processor microcode firmware for Intel CPUs
Changes:
intel-microcode (3.20151106.1~deb8u1) stable; urgency=medium
.
* Rebuild for jessie (stable update), no changes required
* This is the same package as 3.20151106.1~bpo8+1 (jessie-backports)
and 3.20151106.1 (unstable, stretch)
.
intel-microcode (3.20151106.1) unstable; urgency=medium
.
* New upstream microcode data file 20151106
+ New Microcodes:
sig 0x000306f4, pf mask 0x80, 2015-07-17, rev 0x0009, size 14336
sig 0x00040671, pf mask 0x22, 2015-08-03, rev 0x0013, size 11264
+ Updated Microcodes:
sig 0x000306a9, pf mask 0x12, 2015-02-26, rev 0x001c, size 12288
sig 0x000306c3, pf mask 0x32, 2015-08-13, rev 0x001e, size 21504
sig 0x000306d4, pf mask 0xc0, 2015-09-11, rev 0x0022, size 16384
sig 0x000306f2, pf mask 0x6f, 2015-08-10, rev 0x0036, size 30720
sig 0x00040651, pf mask 0x72, 2015-08-13, rev 0x001d, size 20480
* This massive Haswell + Broadwell (and related Xeons) update fixes
several critical errata, including the high-hitting BDD86/BDM101/
HSM153(?) which triggers an MCE and locks the processor core
(LP: #1509764)
* Might fix critical errata BDD51, BDM53 (TSX-related)
* source: remove superseded upstream data file: 20150121
* Add support for supplementary microcode bundles:
+ README.source: update and mention supplementary microcode
+ Makefile: support supplementary microcode
Add support for supplementary microcode bundles, which (unlike .fw
microcode override files) can be superseded by a higher revision
microcode from the latest regular microcode bundle. Also, fix the
"oldies" target to have its own exclude filter (IUC_OLDIES_EXCLUDE)
* Add support for x32 arch:
+ README.source: mention x32
+ control,rules: enable building on x32 arch (Closes: #777356)
* ucode-blacklist: add Broadwell and Haswell-E signatures
Add a missing signature for Haswell Refresh (Haswell-E) to the "must
be updated only by the early microcode update driver" list. There is
at least one report of one of the Broadwell microcode updates disabling
TSX-NI, so add them as well just in case
Checksums-Sha1:
2243d9f9ae8faf5039e79a5e70ea28b4c3296c4b 1802 intel-microcode_3.20151106.1~deb8u1.dsc
f297bdf65a6a4f856e1de5949b8181e12a5cf8eb 934332 intel-microcode_3.20151106.1~deb8u1.tar.xz
245e0f5dbd93221e9b66d50210832d271005623a 472576 intel-microcode_3.20151106.1~deb8u1_amd64.deb
d5b44fedbc8fcb8012ced6a9e7ab3ed7c6954cc9 613284 intel-microcode_3.20151106.1~deb8u1_i386.deb
Checksums-Sha256:
c1f523845fa35214b6848c4adb36b2c8a8497c71d25f36d1c08b96de5a212efe 1802 intel-microcode_3.20151106.1~deb8u1.dsc
8b07e529fb246924751de587baa7570a0867cf4d21e776b98b2cfe2be8b79410 934332 intel-microcode_3.20151106.1~deb8u1.tar.xz
1383b59de10e4cbe5b5849731a0f8d99338aa79cd63b6576f90153cd1c64ac28 472576 intel-microcode_3.20151106.1~deb8u1_amd64.deb
ad3d0bda980d2b75c4dc55f63e29ef7903949b5163e0db1fae15d180f9953780 613284 intel-microcode_3.20151106.1~deb8u1_i386.deb
Files:
78d1eb6aebccccdb215662d8bef371c4 1802 non-free/admin standard intel-microcode_3.20151106.1~deb8u1.dsc
2ef8f7a8dadfda174de292bd3ec2e039 934332 non-free/admin standard intel-microcode_3.20151106.1~deb8u1.tar.xz
7327967f03577e0bae704d7d2a091eff 472576 non-free/admin standard intel-microcode_3.20151106.1~deb8u1_amd64.deb
b891214edbc9db71f88e5634dc234599 613284 non-free/admin standard intel-microcode_3.20151106.1~deb8u1_i386.deb
-----BEGIN PGP SIGNATURE-----
Version: GnuPG v1
iQIcBAEBCgAGBQJWgXvLAAoJEJE3+9PebwqTBecP/35K3RLvyhTJ/ANN21wlyMEZ
I9Mim4osKMNGsjEDT3Vme62poVyDu2/VHPqDUQ2OlXZDkGU3SjbFxGFHTNH4r+6A
koO0mPTlRdN9PTWEOyTHVTxa4vSqg6pnB6XqGd64oeFF+3cJ5iGG0bVZJWPtBL5A
lDPb1DGLzLY2l4ggd7QTW33gfoQoR88kFXKbmPyc68IGHVKxNoKGhY6Jc82RrlfT
7/nFfG15UR/tMpSKQv6/4P8hYLeAMrEDraiARFE8gl5wDeFup56PAlcc4eKxyaxa
8QKEnI1NGbeAqkzmYEnVmgJtVbQQ4L8WgjtAfczfwOZnyFK5ORQ6zNcZt+MD6yCd
7zKX6OVpzngQc7ppMNPtDucR6kFQbhubOascTgd0jouT/PBUtsuxzThXig0XDdB5
mFDtseVW17A6il2qa7EXmGxXIVRILE06En1ERJw1snFSw/CsRXwndgjtc7gJv9Cc
JTQsVE/RLThxWjjMRTzZt2fF+VXhcYBVh4S5dfBpRWAddGGLG8V0IYdLve6+mqkT
EwrSYVO9onwdHjeGr1TDpyiPF163I3/sX3aNhZ4K9jwmcGVx8AuSlriRdSfoU5/r
L22Jy6774jVKo6QbKke9AvH3QD5C6a8FqN0gVi4oca7nASdC/siaAl4Btw6+6g+u
cbnvPC/HmxivCQOC42t1
=49b/
-----END PGP SIGNATURE-----
Reply to: