[Date Prev][Date Next] [Thread Prev][Thread Next] [Date Index] [Thread Index]

Bug#834844: release-notes: document that mips* arches now require a R2 CPU



This mips32r2 requirement also appears to exclude Cavium Octeon:

https://git.kernel.org/cgit/linux/kernel/git/torvalds/linux.git/tree/arch/mips/include/asm/mach-cavium-octeon/cpu-feature-overrides.h#n50

If that's accurate, it would be worth mentioning in the release notes as well.


On Thu, Aug 25, 2016 at 4:10 AM, James Cowgill <jcowgill@debian.org> wrote:
> Control: tags -1 patch
>
> On 19/08/16 22:42, Aurelien Jarno wrote:
>> This is something to be expected as the mips and mipsel port now
>> defaults to using R2 instructions set. This means the Loongson 2
>> CPUs are not supported anymore (this includes the Yeeloong machine).
>>
>> I have asked many times to document this changes in the release notes,
>> but this hasn't been done yet. I am therefore reassigning the bug there,
>> Cc:ing debian-mips so that somone can take care of that.
>
> How about the attached patch? It's loosely based on the i686 notes just
> above.
>
> I also changed the "human readable" mips architecture names since all
> the other arches seem to have them.
>
> James


Reply to: