[Date Prev][Date Next] [Thread Prev][Thread Next] [Date Index] [Thread Index]

r2894 - in glibc-package/trunk/debian: . patches patches/mips



Author: aurel32
Date: 2008-03-28 23:21:58 +0000 (Fri, 28 Mar 2008)
New Revision: 2894

Added:
   glibc-package/trunk/debian/patches/mips/cvs-fcsr.diff
   glibc-package/trunk/debian/patches/mips/cvs-memory-barriers.diff
Modified:
   glibc-package/trunk/debian/changelog
   glibc-package/trunk/debian/patches/series
Log:
  * mips/cvs-memory-barriers.diff: new patch from CVS to fix test_and_set.
  * mips/cvs-fcsr.diff: new patch from CVS to fix floating point control
    register accesses.



Modified: glibc-package/trunk/debian/changelog
===================================================================
--- glibc-package/trunk/debian/changelog	2008-03-28 21:39:10 UTC (rev 2893)
+++ glibc-package/trunk/debian/changelog	2008-03-28 23:21:58 UTC (rev 2894)
@@ -1,6 +1,9 @@
 glibc (2.7-11) unstable; urgency=low
 
   * Reenable testsuite on MIPS SB1 platforms.
+  * mips/cvs-memory-barriers.diff: new patch from CVS to fix test_and_set.
+  * mips/cvs-fcsr.diff: new patch from CVS to fix floating point control
+    register accesses.
 
  -- Aurelien Jarno <aurel32@debian.org>  Fri, 28 Mar 2008 22:38:32 +0100
 

Added: glibc-package/trunk/debian/patches/mips/cvs-fcsr.diff
===================================================================
--- glibc-package/trunk/debian/patches/mips/cvs-fcsr.diff	                        (rev 0)
+++ glibc-package/trunk/debian/patches/mips/cvs-fcsr.diff	2008-03-28 23:21:58 UTC (rev 2894)
@@ -0,0 +1,56 @@
+2008-03-26  David Stephenson  <david.stephenson@sicortex.com>
+	    Daniel Jacobowitz  <dan@codesourcery.com>
+
+	* sysdeps/mips/fpu/fesetround.c (fesetround): Use fpu_control_t.
+	* sysdeps/mips/fpu/fgetexcptflg.c (fegetexceptflag): Likewise.
+	* sysdeps/mips/fpu/fsetexcptflg.c (fesetexceptflag): Likewise.
+
+Index: ports/sysdeps/mips/fpu/fesetround.c
+===================================================================
+RCS file: /cvs/glibc/ports/sysdeps/mips/fpu/fesetround.c,v
+retrieving revision 1.4
+diff -u -p -r1.4 fesetround.c
+--- ports/sysdeps/mips/fpu/fesetround.c	2 Jun 2006 15:06:07 -0000	1.4
++++ ports/sysdeps/mips/fpu/fesetround.c	26 Mar 2008 13:17:09 -0000
+@@ -24,7 +24,7 @@
+ int
+ fesetround (int round)
+ {
+-  unsigned short int cw;
++  fpu_control_t cw;
+ 
+   if ((round & ~0x3) != 0)
+     /* ROUND is no valid rounding mode.  */
+Index: ports/sysdeps/mips/fpu/fgetexcptflg.c
+===================================================================
+RCS file: /cvs/glibc/ports/sysdeps/mips/fpu/fgetexcptflg.c,v
+retrieving revision 1.7
+diff -u -p -r1.7 fgetexcptflg.c
+--- ports/sysdeps/mips/fpu/fgetexcptflg.c	10 Sep 2002 11:24:50 -0000	1.7
++++ ports/sysdeps/mips/fpu/fgetexcptflg.c	26 Mar 2008 13:17:09 -0000
+@@ -24,7 +24,7 @@
+ int
+ fegetexceptflag (fexcept_t *flagp, int excepts)
+ {
+-  fexcept_t temp;
++  fpu_control_t temp;
+ 
+   /* Get the current exceptions.  */
+   _FPU_GETCW (temp);
+Index: ports/sysdeps/mips/fpu/fsetexcptflg.c
+===================================================================
+RCS file: /cvs/glibc/ports/sysdeps/mips/fpu/fsetexcptflg.c,v
+retrieving revision 1.1
+diff -u -p -r1.1 fsetexcptflg.c
+--- ports/sysdeps/mips/fpu/fsetexcptflg.c	10 Sep 2002 11:23:00 -0000	1.1
++++ ports/sysdeps/mips/fpu/fsetexcptflg.c	26 Mar 2008 13:17:09 -0000
+@@ -24,7 +24,7 @@
+ int
+ fesetexceptflag (const fexcept_t *flagp, int excepts)
+ {
+-  fexcept_t temp;
++  fpu_control_t temp;
+ 
+   /* Get the current exceptions.  */
+   _FPU_GETCW (temp);
+

Added: glibc-package/trunk/debian/patches/mips/cvs-memory-barriers.diff
===================================================================
--- glibc-package/trunk/debian/patches/mips/cvs-memory-barriers.diff	                        (rev 0)
+++ glibc-package/trunk/debian/patches/mips/cvs-memory-barriers.diff	2008-03-28 23:21:58 UTC (rev 2894)
@@ -0,0 +1,32 @@
+2008-03-27  Robin Randhawa  <robin@mips.com>
+
+	* sysdeps/unix/sysv/linux/mips/sys/tas.h: Added memory barriers to
+	enforce strict ordering on weakly ordered systems.
+
+Index: ports/sysdeps/unix/sysv/linux/mips/sys/tas.h
+===================================================================
+--- ports/sysdeps/unix/sysv/linux/mips/sys/tas.h	(revision 197772)
++++ ports/sysdeps/unix/sysv/linux/mips/sys/tas.h	(working copy)
+@@ -40,17 +40,19 @@ __NTH (_test_and_set (int *p, int v))
+ 
+   __asm__ __volatile__
+     ("/* Inline test and set */\n"
+-     "1:\n\t"
+      ".set	push\n\t"
+ #if _MIPS_SIM == _ABIO32
+      ".set	mips2\n\t"
+ #endif
++     "sync\n\t"
++     "1:\n\t"
+      "ll	%0,%3\n\t"
+      "move	%1,%4\n\t"
+      "beq	%0,%4,2f\n\t"
+      "sc	%1,%2\n\t"
+-     ".set	pop\n\t"
+      "beqz	%1,1b\n"
++     "sync\n\t"
++     ".set	pop\n\t"
+      "2:\n\t"
+      "/* End test and set */"
+      : "=&r" (r), "=&r" (t), "=m" (*p)
+

Modified: glibc-package/trunk/debian/patches/series
===================================================================
--- glibc-package/trunk/debian/patches/series	2008-03-28 21:39:10 UTC (rev 2893)
+++ glibc-package/trunk/debian/patches/series	2008-03-28 23:21:58 UTC (rev 2894)
@@ -110,6 +110,8 @@
 m68k/local-pthread_lock.diff 
 m68k/submitted-gcc34-seccomment.diff -p0
 
+mips/cvs-memory-barriers.diff -p0
+mips/cvs-fcsr.diff -p0
 mips/local-lazy-eval.diff -p0
 mips/local-r10k.diff -p0
 mips/local-setjmp.diff -p0


Reply to: